

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7: H03H 17/06, H04B 3/23, 3/32, H04L 25/14, 25/497, 1/00

A3

(11) International Publication Number:

WO 00/28663

(43) International Publication Date:

18 May 2000 (18.05.00)

(21) International Application Number:

PCT/US99/26483

(22) International Filing Date:

9 November 1999 (09.11.99)

(30) Priority Data:

60/107,877 9 November 1998 (09.11.98) US 60/108,319 13 November 1998 (13.11.98) US 60/130,616 22 April 1999 (22.04.99) US

(71) Applicant (for all designated States except US): BROADCOM CORPORATION [US/US]; 16215 Alton Parkway, Irvine, CA 29618 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): HATAMIAN, Mehdi [US/US]; 25681 Pacific Hills, Mission Viejo, CA 92692 (US).

(74) Agent: HOANG, Phuong-Quan; Christie, Parker & Hale, LLP, P.O. Box 7068, Pasadena, CA 91109-7068 (US). (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, IP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


Published

With international search report.

(88) Date of publication of the international search report:

17 August 2000 (17.08.00)

(54) Title: FIR FILTER STRUCTURE WITH LOW LATENCY FOR GIGABIT ETHERNET APPLICATIONS



(57) Abstract

A digital filter has an input path and an output path and includes a set of delay elements and a number of taps. The taps couple the input path to the output path. Each of the taps has a coefficient, a multiplier and an adder. Each of the delay elements is disposed between two adjacent taps. The delay elements are placed in either the input path and the output path of the digital filter, such that the digital filter has fewer delay elements in the input path than a direct-form digital filter with the same number of taps in a direct-form structure, and has fewer delay elements in the output path than a transposed-form digital filter with the same number of taps in a transposed-form structure; and such that the digital filter has same transfer function as the direct-form digital filter and the transposed-form digital filter.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	. LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Мопасо	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Paso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Yugoslavia Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	ZW	Zimoaowe
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
ER	Estonia	LR	Liberia	SG	Singapore		

INTERNATIONAL SEARCH REPORT

Im .donal Application No PCT/US 99/26483

A CLASS	TEICA TON OF OUR LEGENAL			
ÎPC 7	HFICATION OF SUBJECT MATTER H03H17/06 H04B3/23 H04B3, H04L1/00	/32 H04L25/14	H04L25/497	
According	to International Patent Classification (IPC) or to both national clas	silication and IDC		
B. FIELDS	SEARCHED			
IPC /	ocumentation searched (classification system followed by classif H03H H04B H04L			
	ation searched other than minimum documentation to the extent the			
Electionic (data base consulted during the international search (name of data	a base and, where practical, search	terms used)	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the	relevant nessanes	Polovont to visit No	
		7 Total a passages	Relevant to daim No.	
X	DUNCAN ET AL.: "Strategies for automation of high speed digital JOURNAL OF VLSI SIGNAL PROCESSIVOL. 9, no. 1/2, September 1995 pages 105-118, XP000525889 Dordrecht, NL page 105, left-hand column, parpage 105, right-hand column, papage 108, right-hand column, paparagraph 4 page 108, right-hand column, papage 109, left-hand column, papa	al filters" (NG, 5 (1995-09), ragraph 1 uragraph 3 uragraph 6	1-20	
X Furti	ner documents are listed in the continuation of box C.	X Patent family members	are listed in annex.	
° Special ca	tegories of cited documents :			
"E" earlier of filling d	int which may throw doubts on industry, claim(e) or	 To later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone 		
"O" docume		"Y" document of particular releva- cannot be considered to inv document is combined with ments, such combination by	ance; the claimed invention rolve an inventive step when the one or more other such docu- ling obvious to a person skilled	
later th	ent published prior to the international fiting date but an the priority date claimed	in the art. "&" document member of the sai	me patent family	
Date of the	actual completion of the international search	Date of mailing of the Intern	ational search report	
	6 April 2000	09/05/2000		
Name and n	nailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswljk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni,	Authorized officer		
	Fax: (+31-70) 340-3016	Scriven, P	·	

INTERNATIONAL SEARCH REPORT

In. Atlanta Application No PCT/US 99/26483

0.16		PCT/US 99/26483
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CARAISCOS, PEKMESTZI: "Low-latency bit-parallel systolic VLSI implementation of FIR digital filters" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, vol. 43, no. 7, July 1996 (1996-07), pages 529-534, XP000630793 New York, US ISSN: 1057-7130 page 529, right-hand column, paragraph 2	1-20
X	PEKMESTZI, CARAISCOS: "Implementation of systolic multipliers and digital filters via signal flow-graph transformations" THE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, 12 - 14 April 1994, pages 105-108, XP000506110 New York, US ISBN: 0-7803-1773-4 page 107, left-hand column, paragraph 1	1-20
A	WO 98 43369 A (LEVEL ONE COMMUNICATIONS) 1 October 1998 (1998-10-01) page 7, line 25 - line 28	1,11

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int. .donal Application No PCT/US 99/26483

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9843369 A	01-10-1998	AU 6773698 A EP 0972356 A	20-10-1998 19-01-2000

Form PCT/ISA/210 (patent family annex) (July 1992)